


ZHAW Zurich University of Applied Sciences
Winterthur




Zusammenfassung CT1


Studienwochen 1-14

Written by: Severin Sprenger
(w/ inputs from lienhyan)
June 17, 2026
Zf. CT1 SW 1-14

1 CPU



2 Compiler etc.




3 Arithmetic Operations


Mnemonic	Instruction	Function	Mnemonic	Instruction	Function	C-Operator
ADD / ADDS	Addition	$A + B$	ANDS	Bitwise AND	$Rdn \& Rm$	$a \& b$
ADCS	Addition with carry	$A + B + c$	BICS	Bit Clear	$Rdn \& !Rm$	$a \& \sim b$
ADR	Address to Register	$PC + A$	EORS	Exclusive OR	$Rdn \ \$ Rm$	$a \wedge b$
SUB / SUBS	Subtraction	$A - B$	MVNS	Bitwise NOT	$!Rm$	$\sim a$
SBCS	Subtraction with carry (borrow)	$A - B - NOT(c)$ ¹⁾	ORRS	Bitwise OR	$Rdn \ \# Rm$	$a b$
RSBS	Reverse Subtract (negative)	$-1 \cdot A$				
MULS	Multiplication	$A \cdot B$				

Flag	Meaning	Action	Operands
Negative	MSB = 1	$N = 1$	signed
Zero	Result = 0	$Z = 1$	signed, unsigned
Carry	Carry	$C = 1$	unsigned
Overflow	Overflow	$V = 1$	signed


Carry




Overflow



Negative



Zero



0101 * 0011
0011
0000
0011
0000
00001111

unsigned
0101 * 1101
00001101
00000000
00001101
00000000
0000100001
zero extension of multiplier

signed
0101 * 1101
11111101
00000000
11111101
00000000
1001111001
sign extension of multiplier

■ unsigned Interpretation

- Program must check **carry flag (C)** after operation
- **C = 1 for Addition** **C = 0 for Subtraction**
 - Result cannot be represented (not enough digits / no negative numbers)
 - Full turn on number circle must be added or subtracted
→ odometer effect
- Overflow flag (V) irrelevant

■ signed Interpretation

- Program must check **overflow flag (V)** after operation
- **V = 1** means
 - Not enough digits available to represent the result
 - Full turn on number circle must be added or subtracted
→ odometer effect
- Carry flag (C) irrelevant

■ unsigned


- Addition → C = 1 → carry
result too large for available bits
- Subtraction → C = 0 → borrow
result less than zero → no negative numbers

■ signed

- Addition → potential overflow in case of operands with equal signs
- Subtraction → potential overflow in case of operands with opposite signs

■ Processors do **not** distinguish signed and unsigned

- Users (resp. compilers) have to know, whether they are working with signed or unsigned numbers
- Processor always calculates flags for both cases
 - carry (C) unsigned
 - overflow (V) signed
 - negative (N)



Flag	Meaning	Action	Operands
Negative	MSB = 1	N = 1	signed
Zero	Result = 0	Z = 1	signed , unsigned
Carry	Carry	C = 1	unsigned
Overflow	Overflow	V = 1	signed


■ How are groups of bytes arranged in memory?

- little endian → *least significant byte* at lower address
e.g. Intel x86, Altera Nios, ST ARM (STM32)
- big endian → *most significant byte* at lower address
e.g. Freescale (Motorola), PowerPC

3.1 Shifts

■ Overview

Mnemonic	Instruction	Function
LSLS	Logical Shift Left	$2^n \cdot Rn$ 0 → LSB
LSRS	Logical Shift Right	$2^{-n} \cdot Rn$ 0 → MSB
ASRS	Arithmetic Shift Right	$2^{-n} \cdot \pm A$ MSB → MSB
RORS	Rotate Right	LSB → MSB



3.2 Sign Extensions

- **Sign Extension Cortex-M0 (signed values)**
 - Extend word-length without changing value
 - **SXTB** Extends an 8-bit value to a 32-bit value
 - **SXTH** Extends a 16-bit value to a 32-bit value
- **Zero Extension Cortex-M0 (unsigned values)**
 - Extend word-length, fill with zeroes
 - **UXTB** Extends an 8-bit value to a 32-bit value
 - **UXTH** Extends a 16-bit value to a 32-bit value

Examples

```
SXTB R3, R4    ; Extract lowest byte of the value in R4,
                ; sign extend it and write the result to R3
UXTH R2, R3    ; Extract lower two bytes of the value in R3,
                ; zero extend it and write the result to R2
```

3.3 C Datatype Equivalents

C-Type – unsigned integers	Size	Term	inttypes.h / stdint.h
unsigned char	8 Bit	Byte	uint8_t
unsigned short	16 Bit	Half-word	uint16_t
unsigned int	32 Bit	Word	uint32_t
unsigned long	32 Bit	Word	uint32_t
unsigned long long	64 Bit	Double-word	uint64_t

C-Type – signed integers	Size	Term	inttypes.h / stdint.h
signed char	8 Bit	Byte	int8_t
short	16 Bit	Half-word	int16_t
int	32 Bit	Word	int32_t
long	32 Bit	Word	int32_t
long long	64 Bit	Double-word	int64_t

4 Stack

- **PUSH {R2,R3,R6}**


```
00000000 B083    SUB    SP, SP, #12
00000002 9200    STR    R2, [SP]
00000004 9301    STR    R3, [SP, #4]
00000006 9602    STR    R6, [SP, #8]
```

- **POP {R2,R3,R6}**

```
00000008 9A00    LDR    R2, [SP]
0000000A 9B01    LDR    R3, [SP, #4]
0000000C 9B02    LDR    R6, [SP, #8]
0000000E B003    ADD    SP, SP, #12
```

■ Stack as Object

- Methods
 - `PUSH()` and `POP()`
- Data
 - pushed (written) on top of the stack
 - popped (fetched, read) from the top of the stack → LIFO¹⁾



5 Switch-Case

■ Jump Table

```
uint32_t result, n;
switch (n) {
case 0:
    result += 17;
    break;
case 1:
    result += 13;
    //fall through
case 3: case 5:
    result += 37;
    break;
default:
    result = 0;
}
```

Assume: n in R1
result in R2

```
NR_CASES EQU 6
case_switch CMP R1, #NR_CASES
            BHS case_default
            LSLS R1, #2 ; * 4
            LDR R7, =jump_table
            LDR R7, [R7, R1]
            BX R7

case_0 ADDS R2, R2, #17
      B end_sw_case
case_1 ADDS R2, R2, #13
case_3_5 ADDS R2, R2, #37
      B end_sw_case
case_default MOVS R2, #0
end_sw_case ...

jump_table DCD case_0
           DCD case_1
           DCD case_default
           DCD case_3_5
           DCD case_default
           DCD case_3_5
```

6 Subroutines

■ Subroutines

- Structured programming
 - Avoids duplicated code / clear interface
- Call and return on ARM:
 - `BL <label>` and `BX LR / POP {PC}`
- Nested subroutines → save LR on stack

■ Mark start and end of a procedure / function

- Used by debugger (tool)
 - Buttons "step over" and "step out"
- Structure code for reader

```
subrExample      PROC
                  PUSH    { ..., LR}
                  ...
                  ...
                  POP     { ..., PC}
                  ENDP
```


■ BL <label>

- Store current PC in LR
- Branch to <label>
 - PC = PC +/- offset
 - offset range -16'777'216 to 16'777'214

Subroutine call through a label

- unconditional
- **relative**
- **direct**

BL <label>



```
I1 = NOT (J1 EOR S); I2 = NOT (J2 EOR S)
<imm> = S:I1:I2:imm10:imm11:0
LR = PC (LSB set to '1')
PC = PC + <imm>
```


■ BLX (register)

- Store current PC in LR
- Address of subroutine in register
- Branch
 - PC = register
 - Branch address from 0 to 2³²

Subroutine call with address in register

- unconditional
- **absolute**
- **indirect**

BLX <Rm>



```
LR = PC - 2 (LSB set to '1')
PC = Rm
```


7 Arrays

```
word_array      DCD      0xFFEEDDCC
                  DCD      0xBBAA9988
                  DCD      0x77665544
                  DCD      0x33221100
```

```
halfword_array  DCW      0x0011,0x2233
                  DCW      0x4455,0x6677
                  DCW      0x8899,0xAABB
```

```
data_array      AREA     progData2, DATA, READWRITE
                  SPACE   256
```

8 Constants and Literals



9 Conditional Jumps

Flag- Dependent

Symbol	Condition	Flag
EQ	Equal	Z == 1
NE	Not equal	Z == 0
CS	Carry set	C == 1
CC	Carry clear	C == 0
MI	Minus/negative	N == 1
PL	Plus/positive or zero	N == 0
VS	Overflow	V == 1
VC	No overflow	V == 0

Arithmetic - unsigned: higher and lower

Symbol	Condition	Flag
EQ	Equal	Z == 1
NE	Not equal	Z == 0
HS (=CS)	Unsigned higher or same	C == 1
LO (=CC)	Unsigned lower	C == 0
HI	Unsigned higher	C == 1 and Z == 0
LS	Unsigned lower or same	C == 0 or Z == 1

Arithmetic - signed: greater and less

Symbol	Condition	Flag
EQ	Equal	Z == 1
NE	Not equal	Z == 0
MI	Minus/negative	N == 1
PL	Plus/positive or zero	N == 0
VS	Overflow	V == 1
VC	No overflow	V == 0
GE	Signed greater than or equal	N == V
LT	Signed less than	N != V
GT	Signed greater than	Z == 0 and N == V
LE	Signed less than or equal	Z == 1 or N != V

10 Modular Coding

Where?

- **Register**
 - Caller and Callee¹⁾ use the same register
- **Global variables**
 - Shared variables in data area (section)
- **Stack**
 - Caller → PUSH parameter on stack
 - Callee → access parameter through `LDR <Rt>, [SP, #<imm>]`

How?

- **pass by value**
 - Handover the value
- **pass by reference**
 - Handover the address to a value

Register	Synonym	Role
r0	a1	Argument / result / scratch register 1
r1	a2	Argument / result / scratch register 2
r2	a3	Argument / scratch register 3
r3	a4	Argument / scratch register 4
r4	v1	Variable register 1
r5	v2	Variable register 2
r6	v3	Variable register 3
r7	v4	Variable register 4
r8	v5	Variable register 5
r9	v6	Variable register 6
r10	v7	Variable register 7
r11	v8	Variable register 8
r12	IP	Intra-Procedure-call scratch register ¹⁾
r13	SP	
r14	LR	
r15	PC	

Register contents might be modified by callee

Callee must preserve contents of these registers (Callee saved)

Cortex-M0: Registers r8 – r11 have limited set of instructions. Therefore, they are often not used by compilers.

```
void caller(void)
{
    uint32_t p = 4;
    uint32_t q = 5;
    uint32_t r = 6;
    uint32_t sum;

    sum = callee(p,q,r);
}
```

```
MOVS r4,#4 } local variables
MOVS r5,#5 } R4 – R6
MOVS r6,#6 }
MOV r2,r6 } copy parameters
MOV r1,r5 } to R0 – R2
MOV r0,r4 }
BL callee
MOV r7,r0 } copy return value
to local variable
```

```
uint32_t callee(uint32_t a,
               uint32_t b,
               uint32_t c)
{
    return a + b + c;
}
```

```
callee PROC
    ADDS r0,r0,r1
    ADDS r0,r0,r2
    BX lr
ENDP
```

PUSH and POP are omitted in the example

Scratch Register

- Used to hold an intermediate value during a calculation
- Usually, such values are not named in the program source and have a limited lifetime

Variable Register

- A register used to hold the value of a variable, usually one local to a routine, and often named in the source code.
- Cortex-M0 registers R8 – R11 (v5 – v8) are often unused
 - as they are accessible only by few instructions

Argument, Parameter

- Used interchangeably
- Formal parameter of a subroutine

Parameters

- Caller copies arguments to R0 to R3
- Caller copies additional parameters to stack

Returning fundamental data types


- Smaller than word zero or sign extend to word; return in R0
- Word return in R0
- Double-word return in R0 / R1¹⁾
- 128-bit return in R0 – R3¹⁾

Returning composite data types (structs, arrays, ...)


- Up to 4 bytes return in R0
- Larger than 4 bytes stored in data area; address passed as extra argument at function call

Stack Frame


Each field may or may not be present depending on the number of registers required by the function





Caller





Callee



Code of subroutine



11 Linker




- References
 - Imported symbols from assembly code translate to global reference symbols in the object file
- Global
 - Exported symbols from assembly code translate to global symbols in the object file
- Local
 - Internal symbols from assembly code translate to local symbols in the object file

■ High module cohesion

- Group together what belongs together
- Lean external interface
- Idea: each module fulfills a **single** defined task


■ Low module coupling


- Split what does not belong together
- Little dependencies between modules



- 2. Das .lst-File wird nach dem Compilieren vom Assembler erzeugt. ☺
- 3. Im .lst-File können einige Instruktionen noch nicht fertig assembliert sein, weil dem Assembler gewisse Informationen fehlen. ☺
- 4. Aus dem .lst-File kann man bereits exakt lesen, wieviel Platz die AREAs eines Moduls benötigen werden. ☺

12 Interrupts





Exception Number	Exception Type	Priority	Description
1	Reset	-3 (Highest)	Reset
2	NMI	-2	Nonmaskable interrupt (external NMI input)
3	Hard Fault	-1	All fault conditions, if the corresponding fault handler is not enabled
4	MemManage Fault	Programmable	Memory management fault; MPU violation or access to illegal locations
5	Bus Fault	Programmable	Bus error; occurs when AHB interface receives an error response from a bus slave (also called <i>prefetch abort</i> if it is an instruction fetch or <i>data abort</i> if it is a data access)
6	Usage Fault	Programmable	Exceptions due to program error or trying to access coprocessor (the Cortex-M3 does not support a coprocessor)
7-10	Reserved	NA	-
11	SVCall	Programmable	System Service call
12	Debug Monitor	Programmable	Debug monitor (breakpoints, watchpoints, or external debug requests)
13	Reserved	NA	-
14	PendSV	Programmable	Pendable request for system device
15	SYSTICK	Programmable	System Tick Timer

source: "The definitive Guide to the Cortex-M3"

■ Non-maskable Interrupt (NMI)


- Power-fail, emergency button, watchdog, ...

■ Example Priorities

- ISR1 does not preempt ISR0
- ISR2 preempts ISR0


assuming

IRQ0	PL0 = 0x2	medium priority
IRQ1	PL1 = 0x3	lowest priority
IRQ2	PL2 = 0x1	highest priority





■ Preemption

- Service routine A temporarily interrupts service routine B
- Assigned priority level for each exception
 - Levels define whether A can preempt B
- Fixed priorities
 - Reset (-3), NMI (-2), hard fault (-1)
- All other priorities are programmable




■ Multiple IRQ request pulses before entering ISR

- Treated as single interrupt
- Events are lost




■ Program Status Registers (PSRs)

- **APSR** Application Program Status Register
- **IPSR** Interrupt Program Status Register
- **EPSR** Execution Program Status Register



- **xPSR** Combination of all three PSRs



```

; Vector Table Mapped to Address 0 at Reset
AREA RESET, DATA, READONLY

0  __Vectors      DCD  __initial_sp      ; Top of Stack
1  DCD  Reset_Handler      ; Reset Handler
2  DCD  NMI_Handler      ; NMI Handler
3  DCD  HardFault_Handler ; Hard Fault Handler
... DCD  ...
... DCD  ...

; Interrupts
16 DCD  IRQ0_Handler      ; ISR for IRQ0
17 DCD  IRQ1_Handler      ; ISR for IRQ1
... DCD  ...

AREA SOURCE_CODE, CODE, READONLY
IRQ0_Handler PUSH { ... }

... ; interrupt service

POP { ... }
BX LR
    
```

- Disable set PRIMASK
- Enable clear PRIMASK

Assembly

```

CPSID1 i
CPSIE1 i
    
```

C


```

__disable_irq();
__enable_irq();
    
```

Enable IRQ3 <pre>SETENA0 EQU 0xE000E100 ... LDR R0, =SETENA0 MOVS R1, #0x08 STR R1, [R0]</pre>	Trigger IRQ3 by Software <pre>SETPEND0 EQU 0xE000E200 ... LDR R0, =SETPEND0 MOVS R1, #0x08 STR R1, [R0]</pre>	Test if IRQ3 is active <pre>ACTIVE0 EQU 0xE000E300 ... LDR R0, =ACTIVE0 MOVS R1, #0x08 LDR R2, [R0] TST R1, R2 BEQ ...</pre>
Disable IRQ3 <pre>CLRENA0 EQU 0xE000E180 ... LDR R0, =CLRENA0 MOVS R1, #0x08 STR R1, [R0]</pre>	Delete Pending IRQ3 <pre>CLRPEND0 EQU 0xE000E280 ... LDR R0, =CLRPEND0 MOVS R1, #0x08 STR R1, [R0]</pre>	Set priority of IRQ3 to 5 <pre>PL_IRQ3 EQU 0xE000E403 ... LDR R0, =PL_REG_IRQ3 MOVS R1, #0x50 STRB R1, [R0]</pre>


ARM and ST use different names for the same register

13 Optimizations



■ von Neumann Architecture

- Same memory holds program and data
- Single bus system between CPU and memory



■ Harvard Architecture

- "Mark I" at Harvard University (Howard Aiken, 1939-44)
- Separate memories for program and data
- Two sets of address/data buses between CPU and memory



■ RISC advantages

- Simple and fast instruction decoding
- More registers/cache on silicon area (less memory access)
- Several data paths possible (superscalar computers)
- Higher clock frequencies
- Effective compiler optimization with limited, generic instructions
- Easy pipelining, shorter pipelines (instruction size / duration)

■ CISC advantages

- Less program memory needed with complex instructions
- Short programs may work faster with less memory accesses

■ CISC and RISC more and more indistinguishable

- Modern x86 CPUs convert instructions (CISC to RISC)

■ RISC

- Load / Store Architecture
- Data processing instructions only available on registers


Example: **Balance = Balance + Credit**

```
LDR R0, =Credit
LDR R1, [R0]
LDR R0, =Balance
LDR R3, [R0]
ADDS R2, R1, R3
STR R2, [R0]
```

■ CISC


- One of the operands of an instruction may directly be a memory location

```
MOV AX, [Credit]
ADD [Balance], AX
```




Source: ARM

■ Sequential execution




■ Pipelined execution



■ Control Hazards

- Branch / jump decisions occur in stage 3 (ex)
- Worst case scenario – conditional branch taken:




■ Ideas to further improve pipelining:


- Branch prediction:
 - Store last decision made for each conditional branch
→ probability is high that the same decision is taken again
- Instruction prefetch:
 - Fetch several instructions in advance
→ better use of the system bus
→ possibility of 'Out of Order Execution'
- Out of Order Execution:
 - If one instruction stalls (e.g. a LDR from slow memory), it might be possible to already execute the next instruction

ARM v6-M Instruction Set


MOV




ADD




Subtract




Multiply




Compare




Logical



Shift/Rotate



Load



Store

STR <Rt>, [<Rn>,<Rm>]

15 0
0101000 Rn Rt
Mem[@ (Rn+Rm)] = Rt

STR <Rt>, [<Rn>,<Rm>]

15 0
01100 1mm5 Rn Rt
<imm> = imm5:00
Mem[@ (Rn + <imm>)] = Rt

STRB <Rt>, [<Rn>,<Rm>]

15 0
0110 1mm5 Rn Rt
<imm> = imm5
Byte[@ (Rn+<imm>)] = Rt(7:0)

STRB <Rt>, [<Rn>,<Rm>]

15 0
0101001 Rn Rt
Hw[@ (Rn+Rm)] = Rt(15:0)

STRB <Rt>, [<Rn>,<Rm>]

15 0
10000 1mm5 Rn Rt
<imm> = imm5:0
Hw[@ (Rn+<imm>)] = Rt(15:0)

Load/Store Multiple

LDM <Rn>!, <registers>
LDM <Rn>,<registers>

15 0
1100 Rn reg_list

Registers in reg_list are loaded from memory starting at address in Rn

STM <Rn>!, <registers>
STM <Rn>,<registers>

15 0
1100 Rn reg_list

Registers in reg_list are stored to memory starting at address in Rn

Push/Pop

PUSH {registers}

15 7 0
1011010M reg_list
reg_list: R7, R0

POP {registers}

15 7 0
1011110P reg_list
reg_list: R7, R0
P: PC

Branch

B <label>

15 0
11100 1mm1
PC = PC + imm11:0

BLX <Rm>

15 0
01000111 Rm 000
IR = PC - 2 (LSB set to '1')
PC = Rm

BX <Rm>

15 0
010001110 Rm 000
PC = Rm

BL <label>

15 9 4 0
1110 1.1.1.1 1mm11 0
IL = NOT(41 BDR S); I2 = NOT (42 BDR S)
<imm> = 8:11:12:1mm0:1mm11:0
IR = PC (LSB set to '1')
PC = PC + <imm>

BCC <label>

15 0
1101 cond 1mm8
if (cond) then
PC = PC + imm8:0

		cond short Flag		cond short Flag				
0000	EQ	Z == 1	0110	VS	V == 1	1100	GT	Z == 0 and N == V
0001	NE	Z == 0	0111	VC	V == 0	1101	LE	Z == 1 or N != V
0010	CSHS	C == 1	1000	HI	C == 1 and Z == 0	1110	AL	always
0011	CSLO	C == 0	1001	LS	C == 0 or Z == 1	1111	--	--
0100	MI	N == 1	1010	GE	N == V			
0101	PL	N == 0	1011	LT	N != V			

Stack Operations

ADD <Rd>, SP, #<imm>

15 0
10101 Rd 1mm8
<imm> = imm8:00
Rd = SP + <imm>

ADD SP, SP, #<imm>

15 0
101100000 1mm7
<imm> = imm7:00
SP = SP + <imm>

SUB SP, SP, #<imm>

15 0
101100001 1mm7
<imm> = imm7:00
SP = SP - <imm>

LDR <Rt>, [SP, #<imm>]

15 0
10011 Rt 1mm8
<imm> = imm8:00
Rt = Mem[SP + <imm>]

STR <Rt>, [SP, #<imm>]

15 0
10010 Rt 1mm8
<imm> = imm8:00
Mem[SP + <imm>] = Rt

Extend

SXTB <Rd>, <Rm>

15 0
1011001001 Rm Rd
Rd[31:0] := SignExt(Rm[7:0])

SXTH <Rd>, <Rm>

15 0
1011001000 Rm Rd
Rd[31:0] := SignExt(Rm[15:0])

UXTB <Rd>, <Rm>

15 0
1011001011 Rm Rd
Rd[31:0] := ZeroExt(Rm[7:0])

UXTH <Rd>, <Rm>

15 0
1011001010 Rm Rd
Rd[31:0] := ZeroExt(Rm[15:0])

Pseudo Instructions

LDR <Rt>, <label> => LDR <Rt>, [PC, #<imm>]
LDR <Rt>, =<value> => LDR <Rt>, [PC, #<imm>]
..
Literal pool
DCD value

Weitere Befehle

REV	REV16	REVSH	SVC	CPSID	CPSIE	SETPEND	BKPT	NOP	SEV
WFE		WFI	YIELD						

Thumb® 16-bit Instruction Set
Quick Reference Card

This card lists all Thumb instructions available on Thumb-capable processors earlier than ARM®v6T2. In addition, it lists all Thumb-2 16-bit instructions. The instructions shown on this card are all 16-bit in Thumb-2, except where noted otherwise. All registers are Lo (R0-R7) except where specified. Hi registers are R8-R15.

Key to Tables						
\$	See Table ARM architecture versions .	<10reglist>	<10reglist+LR>	A comma-separated list of Lo registers, plus the LR, enclosed in braces, { and }.		
<10reglist>	A comma-separated list of Lo registers, enclosed in braces, { and }.	<10reglist+PC>	A comma-separated list of Lo registers, plus the PC, enclosed in braces, { and }.			
Operation		\$	Assembler	Updates	Action	Notes
Move	Immediate		MOV _S Rd, #<imm>	N Z	Rd := imm	imm range 0-255.
	Lo to Lo		MOV _S Rd, Rm	N Z	Rd := Rm	Synonym of LSLS Rd, Rm, #0
	Hi to Lo, Lo to Hi, Hi to Hi		MOV Rd, Rm		Rd := Rm	Not Lo to Lo.
	Any to Any	6	MOV Rd, Rm		Rd := Rm	Any register to any register.
Add	Immediate 3		ADDS Rd, Rn, #<imm>	N Z C V	Rd := Rn + imm	imm range 0-7.
	All registers Lo		ADDS Rd, Rn, Rm	N Z C V	Rd := Rn + Rm	
	Hi to Lo, Lo to Hi, Hi to Hi		ADD Rd, Rd, Rm		Rd := Rd + Rm	Not Lo to Lo.
	Any to Any	T2	ADD Rd, Rd, Rm		Rd := Rd + Rm	Any register to any register.
	Immediate 8		ADDS Rd, Rd, #<imm>	N Z C V	Rd := Rd + imm	imm range 0-255.
	With carry		ADCS Rd, Rd, Rm	N Z C V	Rd := Rd + Rm + C-bit	
	Value to SP		ADD SP, SP, #<imm>		SP := SP + imm	imm range 0-508 (word-aligned).
	Form address from SP		ADD Rd, SP, #<imm>		Rd := SP + imm	imm range 0-1020 (word-aligned).
	Form address from PC		ADR Rd, <label>		Rd := label	label range PC to PC+1020 (word-aligned).
	Subtract	Lo and Lo		SUBS Rd, Rn, Rm	N Z C V	Rd := Rn - Rm
Immediate 3			SUBS Rd, Rn, #<imm>	N Z C V	Rd := Rn - imm	imm range 0-255.
Immediate 8			SUBS Rd, Rd, #<imm>	N Z C V	Rd := Rd - imm	
With carry			SBCS Rd, Rd, Rm	N Z C V	Rd := Rd - Rm - NOT C-bit	
	Value from SP		SUB SP, SP, #<imm>		SP := SP - imm	imm range 0-508 (word-aligned).
	Negate		RSBS Rd, Rn, #0	N Z C V	Rd := - Rn	Synonym: NEGS Rd, Rn
Multiply	Multiply		MULS Rd, Rm, Rd	N Z * *	Rd := Rm * Rd	* C and V flags unpredictable in \$4T, unchanged in \$5T and above
Compare						
	Negative		CMN Rn, Rm	N Z C V	update APSR flags on Rn - Rm	Can be Lo to Lo, Lo to Hi, Hi to Lo, or Hi to Hi.
	Immediate		CMN Rn, #<imm>	N Z C V	update APSR flags on Rn - imm	
Logical	AND		ANDS Rd, Rd, Rm	N Z	Rd := Rd AND Rm	
	Exclusive OR		EORS Rd, Rd, Rm	N Z	Rd := Rd EOR Rm	
	OR		ORRS Rd, Rd, Rm	N Z	Rd := Rd OR Rm	
	Bit clear		BICS Rd, Rd, Rm	N Z	Rd := Rd AND NOT Rm	
	Move NOT		MVNS Rd, Rm	N Z	Rd := NOT Rm	
	Test bits		TST Rn, Rm	N Z	update APSR flags on Rn AND Rm	
Shift/rotate	Logical shift left		LSLS Rd, Rm, #<shift>	N Z C*	Rd := Rm << shift	Allowed shifts 0-31. * C flag unaffected if shift is 0.
			LSLS Rd, Rd, Rs	N Z C*	Rd := Rd << Rs[7:0]	* C flag unaffected if Rs[7:0] is 0.
	Logical shift right		LSRS Rd, Rm, #<shift>	N Z C	Rd := Rm >> shift	Allowed shifts 1-32.
			LSRS Rd, Rd, Rs	N Z C*	Rd := Rd >> Rs[7:0]	* C flag unaffected if Rs[7:0] is 0.
	Arithmetic shift right		ASRS Rd, Rm, #<shift>	N Z C	Rd := Rm ASR shift	Allowed shifts 1-32.
			ASRS Rd, Rd, Rs	N Z C*	Rd := Rd ASR Rs[7:0]	* C flag unaffected if Rs[7:0] is 0.
	Rotate right		RORS Rd, Rd, Rs	N Z C*	Rd := Rd ROR Rs[7:0]	* C flag unaffected if Rs[7:0] is 0.

Thumb 16-bit Instruction Set

Quick Reference Card

Operation		\$	Assembler	Action	Notes
Load	with immediate offset, word		LDR Rd, [Rn, #<imm>]	Rd := [Rn + imm]	imm range 0-124, multiple of 4.
	halfword		LDRH Rd, [Rn, #<imm>]	Rd := ZeroExtend([Rn + imm][15:0])	Clears bits 31:16, imm range 0-62, even.
	byte		LDRB Rd, [Rn, #<imm>]	Rd := ZeroExtend([Rn + imm][7:0])	Clears bits 31:8, imm range 0-31.
	with register offset, word		LDR Rd, [Rn, Rm]	Rd := [Rn + Rm]	
	halfword		LDRH Rd, [Rn, Rm]	Rd := ZeroExtend([Rn + Rm][15:0])	Clears bits 31:16
	signed halfword		LDRSH Rd, [Rn, Rm]	Rd := SignExtend([Rn + Rm][15:0])	Sets bits 31:16 to bit 15
	byte		LDRB Rd, [Rn, Rm]	Rd := ZeroExtend([Rn + Rm][7:0])	Clears bits 31:8
	signed byte		LDRSB Rd, [Rn, Rm]	Rd := SignExtend([Rn + Rm][7:0])	Sets bits 31:8 to bit 7
	PC-relative		LDR Rd, <label>	Rd := [label]	label range PC to PC+1020 (word-aligned).
	SP-relative		LDR Rd, [SP, #<imm>]	Rd := [SP + imm]	imm range 0-1020, multiple of 4.
Store	Multiple, not including base		LDM Rn!, <loreglist>	Loads list of registers (not including Rn)	Always updates base register, Increment After.
	Multiple, including base		LDM Rn, <loreglist>	Loads list of registers (including Rn)	Never updates base register, Increment After.
	with immediate offset, word		STR Rd, [Rn, #<imm>]	[Rn + imm] := Rd	imm range 0-124, multiple of 4.
	halfword		STRH Rd, [Rn, #<imm>]	[Rn + imm][15:0] := Rd[15:0]	Ignores Rd[31:16], imm range 0-62, even.
	byte		STRB Rd, [Rn, #<imm>]	[Rn + imm][7:0] := Rd[7:0]	Ignores Rd[31:8], imm range 0-31.
	with register offset, word		STR Rd, [Rn, Rm]	[Rn + Rm] := Rd	
	halfword		STRH Rd, [Rn, Rm]	[Rn + Rm][15:0] := Rd[15:0]	Ignores Rd[31:16]
	byte		STRB Rd, [Rn, Rm]	[Rn + Rm][7:0] := Rd[7:0]	Ignores Rd[31:8]
	SP-relative, word		STR Rd, [SP, #<imm>]	[SP + imm] := Rd	imm range 0-1020, multiple of 4.
	Multiple		STM Rn!, <loreglist>	Stores list of registers	Always updates base register, Increment After.
Push	Push		PUSH <loreglist>	Push registers onto full descending stack	
	Push with link		PUSH <loreglist+LR>	Push LR and registers onto full descending stack	
Pop	Pop		POP <loreglist>	Pop registers from full descending stack	
	Pop and return	4T	POP <loreglist+PC>	Pop registers, branch to address loaded to PC	
	Pop and return with exchange	5T	POP <loreglist+PC>	Pop, branch, and change to ARM state if address[0] = 0	
If-Then	If-Then	T2	IT {pattern} {cond}	Makes up to four following instructions conditional, according to pattern. pattern is a string of up to three letters. Each letter can be T (Then) or E (Else).	The first instruction after IT has condition cond. The following instructions have condition cond if the corresponding letter is T, or the inverse of cond if the corresponding letter is E.
					See Table Condition Field .
Branch	Conditional branch		B{cond} <label>	If {cond} then PC := label	label must be within - 252 to + 258 bytes of current instruction.
	Compare, branch if (non) zero	T2	CB(N) Z Rn, <label>	If Rn (== !=) 0 then PC := label	See Table Condition Field .
	Unconditional branch		B <label>	PC := label	label must be within +4 to +130 bytes of current instruction.
	Long branch with link		BL <label>	LR := address of next instruction, PC := label	label must be within ±2KB of current instruction.
	Branch and exchange		BX Rm	PC := Rm AND 0xFFFFFE	This is a 32-bit instruction.
	Branch with link and exchange	5T	BLX <label>	LR := address of next instruction, PC := label	label must be within ±4MB of current instruction (T2: ±16MB).
	Branch with link and exchange	5T	BLX Rm	LR := address of next instruction, PC := Rm AND 0xFFFFFE	This is a 32-bit instruction.
Extend	Signed, halfword to word	6	SXTB Rd, Rm	Rd[31:0] := SignExtend(Rm[15:0])	Change to ARM state if Rm[0] = 0.
	Signed, byte to word	6	SXTB Rd, Rm	Rd[31:0] := SignExtend(Rm[7:0])	label must be within ±4MB of current instruction (T2: ±16MB).
	Unsigned, halfword to word	6	UXTB Rd, Rm	Rd[31:0] := ZeroExtend(Rm[15:0])	Change to ARM state if Rm[0] = 0.
	Unsigned, byte to word	6	UXTB Rd, Rm	Rd[31:0] := ZeroExtend(Rm[7:0])	
Reverse	Bytes in word	6	REV Rd, Rm	Rd[31:24] := Rm[7:0], Rd[23:16] := Rm[15:8], Rd[15:8] := Rm[23:16], Rd[7:0] := Rm[31:24]	
	Bytes in both halfwords	6	REV16 Rd, Rm	Rd[15:8] := Rm[7:0], Rd[7:0] := Rm[15:8], Rd[31:24] := Rm[23:16], Rd[23:16] := Rm[31:24]	
	Bytes in low halfword, sign extend	6	REVSH Rd, Rm	Rd[15:8] := Rm[7:0], Rd[7:0] := Rm[15:8], Rd[31:16] := Rm[7] * &FFFF	

Thumb 16-bit Instruction Set

Quick Reference Card

Operation	\$	Assembler	Action	Notes
Processor state change	Supervisor Call Change processor state	SVC <immed_8> CPSID <i_flags> 6 CPSIE <i_flags> 6	Supervisor Call processor exception Disable specified interrupts Enable specified interrupts	8-bit immediate value encoded in instruction. Formerly SWI.
	Set endianness Breakpoint	6 SETEND <endianness> 5T BKPT <immed_8>	Sets endianness for loads and saves. Prefetch abort <i>or</i> enter debug state	<endianness> can be BE (Big Endian) or LE (Little Endian). 8-bit immediate value encoded in instruction.
No Op	No operation	NOP	None, might not even consume any time.	Real NOP available in ARM v6K and above.
Hint	Set event Wait for event Wait for interrupt Yield	T2 SEV T2 WFE T2 WFI T2 YIELD	Signal event in multiprocessor system. Wait for event, IRQ, FIQ, Imprecise abort, or Debug entry request. Wait for IRQ, FIQ, Imprecise abort, or Debug entry request. Yield control to alternative thread.	Executes as NOP in Thumb-2. Functionally available in ARM v7. Executes as NOP in Thumb-2. Functionally available in ARM v7. Executes as NOP in Thumb-2. Functionally available in ARM v7. Executes as NOP in Thumb-2. Functionally available in ARM v7.

Condition Field	
Mnemonic	Description
EQ	Equal
NE	Not equal
CS / HS	Carry Set / Unsigned higher or same
CC / LO	Carry Clear / Unsigned lower
MI	Negative
PL	Positive or zero
VS	Overflow
VC	No overflow
HI	Unsigned higher
LS	Unsigned lower or same
GE	Signed greater than or equal
LT	Signed less than
GT	Signed greater than
LE	Signed less than or equal
AL	Always. Do not use in B {cond}

In Thumb code for processors earlier than ARMv6T2, cond must not appear anywhere except in Conditional Branch (B {cond}) instructions.

In Thumb-2 code, cond can appear in any of these instructions (except CBZ, CBNZ, CPSID, CPSIE, IT, and SETEND).
The condition is encoded in a preceding IT instruction (except in the case of B {cond} instructions).
If IT instructions are explicitly provided in the Assembly language source file, the conditions in the instructions must match the corresponding IT instructions.

ARM architecture versions	
4T	All Thumb versions of ARM v4 and above.
5T	All Thumb versions of ARM v5 and above.
6	All Thumb versions of ARM v6 and above.
T2	All Thumb-2 versions of ARM v6 and above.

Proprietary Notice

Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM Limited in the EU and other countries, except as otherwise stated below in this proprietary notice. Other brands and names mentioned herein may be the trademarks of their respective owners.

Neither the whole nor any part of the information contained in, or the product described in, this document may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.

The product described in this document is subject to continuous developments and improvements. All particulars of the product and its use contained in this document are given by ARM in good faith. However, all warranties implied or expressed, including but not limited to implied warranties of merchantability, or fitness for purpose, are excluded.

This reference card is intended only to assist the reader in the use of the product. ARM Ltd shall not be liable for any loss or damage arising from the use of any information in this reference card, or any error or omission in such information, or any incorrect use of the product.

Document Number

ARM QRC 0006E

Change Log

Issue	Date	Change
A	Nov 2004	First Release
B	May 2005	RVCT 2.2 SP1
C	March 2006	RVCT 3.0
D	March 2007	RVCT 3.1
E	Sept 2008	RVCT 4.0

**Zentrum für Internationale
Studien zur Arbeitsmarktsituation**

ZN
School of
Engineering
INES Institute of

Version 1.3, 2019-08-20, Andreas Gieriet

0000	- 0x0xxx Instructions	MOVb	Rddd,	Rmmn	#0b11111111	/	Rddd = Rmmn	ISIs	Rddd,	Rmmn	#0b11111111	/	Rddd = Rmmn	ISIs	Rddd,	Rmmn	#0		
0000	0000 0111 imm mddd	ISIs	Rddd,	Rmmn	#0b11111111	/	Rddd = Rmmn	ISIs	Rddd,	Rmmn	#0b11111111	/	Rddd = Rmmn	ISIs	Rddd,	Rmmn	#0		
0000	0000 0111 imm mddd	LSRs	Rddd,	Rmmn	#0b11111111	/	Rddd = Rmmn	LSRs	Rddd,	Rmmn	#0b11111111	/	Rddd = Rmmn	LSRs	Rddd,	Rmmn	#0		
0001	- 0x1xxx Instructions	ASRS	Rddd,	Rmmn	#0b11111111	/	Rddd = Rmmn	ASRS	Rddd,	Rmmn	#0b11111111	/	Rddd = Rmmn	ASRS	Rddd,	Rmmn	#0		
0001	0001 0111 imm mddd	ASRS	Rddd,	Rmmn	#0b11111111	/	Rddd = Rmmn	ASRS	Rddd,	Rmmn	#0b11111111	/	Rddd = Rmmn	ASRS	Rddd,	Rmmn	#0		
0001	0001 100m mmmn rddd	ASRS	Rddd,	Rmmn	#0b11111111	/	Rddd = Rmmn	ASRS	Rddd,	Rmmn	#0b11111111	/	Rddd = Rmmn	ASRS	Rddd,	Rmmn	#0		
0001	0001 101m mmmn rddd	ASRS	Rddd,	Rmmn	#0b11111111	/	Rddd = Rmmn	ASRS	Rddd,	Rmmn	#0b11111111	/	Rddd = Rmmn	ASRS	Rddd,	Rmmn	#0		
0001	0001 1101 imm rddd	ASRS	Rddd,	Rmmn	#0b11111111	/	Rddd = Rmmn	ASRS	Rddd,	Rmmn	#0b11111111	/	Rddd = Rmmn	ASRS	Rddd,	Rmmn	#0		
0001	0001 1111 imm rddd	ASRS	Rddd,	Rmmn	#0b11111111	/	Rddd = Rmmn	ASRS	Rddd,	Rmmn	#0b11111111	/	Rddd = Rmmn	ASRS	Rddd,	Rmmn	#0		
0010	- 0x2xxx Instructions	MOVb	Rddd,	#0b11111111	/	Rddd =	#0b11111111	MOVb	Rddd,	#0b11111111	/	Rddd =	#0b11111111	MOVb	Rddd,	#0b11111111	/	Rddd =	#0b11111111
0010	000d 0111 1111	MOVb	Rddd,	#0b11111111	/	Rddd =	#0b11111111	MOVb	Rddd,	#0b11111111	/	Rddd =	#0b11111111	MOVb	Rddd,	#0b11111111	/	Rddd =	#0b11111111
0010	10m 1111 1111	CMP	Rmmn,	#0b11111111	/	Flags =	Rmmn	CMP	Rmmn,	#0b11111111	/	Flags =	Rmmn	CMP	Rmmn,	#0b11111111	/	Flags =	Rmmn
0011	- 0x3xxx Instructions	ADDS	Rddd,	#0b11111111	/	Rddd =	Rddd	ADDS	Rddd,	#0b11111111	/	Rddd =	Rddd	ADDS	Rddd,	#0b11111111	/	Rddd =	Rddd
0011	1ddd 1111 1111	ADDS	Rddd,	#0b11111111	/	Rddd =	Rddd	ADDS	Rddd,	#0b11111111	/	Rddd =	Rddd	ADDS	Rddd,	#0b11111111	/	Rddd =	Rddd
0100	- 0x4xxx Instructions	ANDS	Rddd,	Rmmn	/	Rddd =	Rddd	ANDS	Rddd,	Rmmn	/	Rddd =	Rddd	ANDS	Rddd,	Rmmn	/	Rddd =	Rddd
0100	0000 01m mddd	EORS	Rddd,	Rmmn	/	Rddd =	Rddd	EORS	Rddd,	Rmmn	/	Rddd =	Rddd	EORS	Rddd,	Rmmn	/	Rddd =	Rddd
0100	0000 01m mddd	LSIs	Rddd,	Rmmn	/	Rddd =	Rddd	LSIs	Rddd,	Rmmn	/	Rddd =	Rddd	LSIs	Rddd,	Rmmn	/	Rddd =	Rddd
0100	0000 01m mddd	LSRs	Rddd,	Rmmn	/	Rddd =	Rddd	LSRs	Rddd,	Rmmn	/	Rddd =	Rddd	LSRs	Rddd,	Rmmn	/	Rddd =	Rddd
0100	0000 01m mddd	ASRS	Rddd,	Rmmn	/	Rddd =	Rddd	ASRS	Rddd,	Rmmn	/	Rddd =	Rddd	ASRS	Rddd,	Rmmn	/	Rddd =	Rddd
0100	0001 01m mddd	ASRS	Rddd,	Rmmn	/	Rddd =	Rddd	ASRS	Rddd,	Rmmn	/	Rddd =	Rddd	ASRS	Rddd,	Rmmn	/	Rddd =	Rddd
0100	0001 01m mddd	SRCS	Rddd,	Rmmn	/	Rddd =	Rddd	SRCS	Rddd,	Rmmn	/	Rddd =	Rddd	SRCS	Rddd,	Rmmn	/	Rddd =	Rddd
0100	0001 11m mddd	RORS	Rddd,	Rmmn	/	Rddd =	Rddd	RORS	Rddd,	Rmmn	/	Rddd =	Rddd	RORS	Rddd,	Rmmn	/	Rddd =	Rddd
0100	0010 01m mddd	TSr	Rddd,	Rmmn	/	Flags =	Rddd	TSr	Rddd,	Rmmn	/	Flags =	Rddd	TSr	Rddd,	Rmmn	/	Flags =	Rddd
0100	0010 01m mddd	RBSs	Rddd,	Rmmn	/	Flags =	0	RBSs	Rddd,	Rmmn	/	Flags =	0	RBSs	Rddd,	Rmmn	/	Flags =	0
0100	0010 01m mddd	CMP	Rmmn,	Rmmn	/	Flags =	Rmmn	CMP	Rmmn,	Rmmn	/	Flags =	Rmmn	CMP	Rmmn,	Rmmn	/	Flags =	Rmmn
0100	0010 01m mddd	CMS	Rmmn,	Rmmn	/	Flags =	Rmmn	CMS	Rmmn,	Rmmn	/	Flags =	Rmmn	CMS	Rmmn,	Rmmn	/	Flags =	Rmmn
0100	0011 01m mddd	ORRS	Rddd,	Rmmn	/	Rddd =	Rddd	ORRS	Rddd,	Rmmn	/	Rddd =	Rddd	ORRS	Rddd,	Rmmn	/	Rddd =	Rddd
0100	0011 01m mddd	MIRS	Rddd,	Rmmn	/	Rddd =	Rddd	MIRS	Rddd,	Rmmn	/	Rddd =	Rddd	MIRS	Rddd,	Rmmn	/	Rddd =	Rddd
0100	0011 11m mddd	BIOS	Rddd,	Rmmn	/	Rddd =	Rddd	BIOS	Rddd,	Rmmn	/	Rddd =	Rddd	BIOS	Rddd,	Rmmn	/	Rddd =	Rddd
0100	0011 11m mddd	MVBS	Rddd,	Rmmn	/	Rddd =	Rddd	MVBS	Rddd,	Rmmn	/	Rddd =	Rddd	MVBS	Rddd,	Rmmn	/	Rddd =	Rddd
0100	0100 dmmn mddd	ADD	Rddd,	Rmmn	/	Rddd =	Rddd	ADD	Rddd,	Rmmn	/	Rddd =	Rddd	ADD	Rddd,	Rmmn	/	Rddd =	Rddd
0100	0101 mmmn mmmn	CMP	Rmmn,	Rmmn	/	Flags =	Rmmn	CMP	Rmmn,	Rmmn	/	Flags =	Rmmn	CMP	Rmmn,	Rmmn	/	Flags =	Rmmn
0100	0110 dmmn mmmn	MOV	Rddd,	Rmmn	/	Rddd =	Rmmn	MOV	Rddd,	Rmmn	/	Rddd =	Rmmn	MOV	Rddd,	Rmmn	/	Rddd =	Rmmn
0100	0111 1mmn m...	BC	Rmmn					BC	Rmmn					BC	Rmmn				
0100	0111 1mmn m...	BLX	Rmmn					BLX	Rmmn					BLX	Rmmn				
0100	1ttt 1111 1111	RtC,	[PC,	#off]				RtC = [PC+4,PC+Rmmn] (mmmm=0b1111: unpredictable)						RtC = [PC+4,PC+Rmmn] (mmmm=0b1111: unpredictable)					
		LDR	RtC,	label															
		LDR	RtC,	label															
		LDR	RtC,	label															
		LDR	RtC,	label															
		LDR	RtC,	label															
		LDR	RtC,	label															
		LDR	RtC,	label															
		LDR	RtC,	label															
		LDR	RtC,	label															
		LDR	RtC,	label															
		LDR	RtC,	label															
		LDR	RtC,	label															
		LDR	RtC,	label															
		LDR	RtC,	label															
		LDR	RtC,	label															
		LDR	RtC,	label															
		LDR	RtC,	label															
		LDR	RtC,	label															
		LDR	RtC,	label															
		LDR	RtC,	label															
		LDR	RtC,	label															
		LDR	RtC,	label															
		LDR	RtC,	label															
		LDR	RtC,	label															
		LDR	RtC,	label															
		LDR	RtC,	label															
		LDR	RtC,	label															
		LDR	RtC,	label															
		LDR	RtC,	label															
		LDR	RtC,	label															
		LDR	RtC,	label															
		LDR	RtC,	label															