


ZHAW Zurich University of Applied Sciences
Winterthur





Zusammenfassung CT1

Studienwochen 1-8

Written by: Severin Sprenger
November 12, 2025
Zf. CT1 SW 1-8





1 CPU





Mnemonic	Instruction	Function	Mnemonic	Instruction	Function	C-Operator
ADD / ADDS	Addition	A + B	ANDS	Bitwise AND	Rdn & Rm	a & b
ADCS	Addition with carry	A + B + c	BICS	Bit Clear	Rdn & !Rm	a & ~b
ADR	Address to Register	PC + A	EORS	Exclusive OR	Rdn \$ Rm	a ^ b
SUB / SUBS	Subtraction	A - B	MVNS	Bitwise NOT	!Rm	~a
SBCS	Subtraction with carry (borrow)	A - B - NOT(c) ¹⁾	ORRS	Bitwise OR	Rdn # Rm	a b
RSBS	Reverse Subtract (negative)	-1 • A				
MULS	Multiplication	A • B				

Flag	Meaning	Action	Operands
Negative	MSB = 1	N = 1	signed
Zero	Result = 0	Z = 1	signed , unsigned
Carry	Carry	C = 1	unsigned
Overflow	Overflow	V = 1	signed



■ unsigned Interpretation

- Program must check **carry flag (C)** after operation
- **C = 1 for Addition** **C = 0 for Subtraction**
 - Result cannot be represented (not enough digits / no negative numbers)
 - Full turn on number circle must be added or subtracted
→ odometer effect
- Overflow flag (V) irrelevant

■ signed Interpretation

- Program must check **overflow flag (V)** after operation
- **V = 1** means
 - Not enough digits available to represent the result
 - Full turn on number circle must be added or subtracted
→ odometer effect
- Carry flag (C) irrelevant

■ unsigned

- Addition → C = 1 → carry
result too large for available bits
- Subtraction → C = 0 → borrow
result less than zero → no negative numbers

■ signed

- Addition → potential overflow in case of operands with equal signs
- Subtraction → potential overflow in case of operands with opposite signs

■ Processors do **not** distinguish signed and unsigned

- Users (resp. compilers) have to know, whether they are working with signed or unsigned numbers
- Processor always calculates flags for both cases
 - carry (C) unsigned
 - overflow (V) signed
 - negative (N)

3.1 Sign Extensions

■ Sign Extension Cortex-M0 (signed values)

- Extend word-length without changing value
- **SXTB** Extends an 8-bit value to a 32-bit value
- **SXTH** Extends a 16-bit value to a 32-bit value

■ Zero Extension Cortex-M0 (unsigned values)

- Extend word-length, fill with zeroes
- **UXTB** Extends an 8-bit value to a 32-bit value
- **UXTH** Extends a 16-bit value to a 32-bit value

Examples

```
SXTB  R3, R4    ; Extract lowest byte of the value in R4,
                  ; sign extend it and write the result to R3
UXTH   R2, R3    ; Extract lower two bytes of the value in R3,
                  ; zero extend it and write the result to R2
```

3.2 C Datatype Equivalents

C-Type – unsigned integers	Size	Term	inttypes.h / stdint.h
unsigned char	8 Bit	Byte	uint8_t
unsigned short	16 Bit	Half-word	uint16_t
unsigned int	32 Bit	Word	uint32_t
unsigned long	32 Bit	Word	uint32_t
unsigned long long	64 Bit	Double-word	uint64_t

C-Type – signed integers	Size	Term	inttypes.h / stdint.h
signed char	8 Bit	Byte	int8_t
short	16 Bit	Half-word	int16_t
int	32 Bit	Word	int32_t
long	32 Bit	Word	int32_t
long long	64 Bit	Double-word	int64_t

4 Stack

- PUSH {R2,R3,R6}

```

00000000 B083 SUB SP, SP, #12
00000002 9200 STR R2, [SP]
00000004 9301 STR R3, [SP, #4]
00000006 9602 STR R6, [SP, #8]

```

- POP {R2,R3,R6}


```

00000008 9A00 LDR R2, [SP]
0000000A 9B01 LDR R3, [SP, #4]
0000000C 9B02 LDR R6, [SP, #8]
0000000E B003 ADD SP, SP, #12

```

- Stack as Object

- Methods
 - PUSH () and POP ()
- Data
 - pushed (written) on top of the stack
 - popped (fetched, read) from the top of the stack → LIFO¹⁾



5 Switch-Case

■ Jump Table

```
uint32_t result, n;
switch (n) {
case 0:
    result += 17;
    break;
case 1:
    result += 13;
    //fall through
case 3: case 5:
    result += 37;
    break;
default:
    result = 0;
}
```

Assume: n in R1
result in R2

```
NR_CASES EQU 6
case_switch CMP R1, #NR_CASES
            BHS case_default
            LSLS R1, #2 ; * 4
            LDR R7, =jump_table
            LDR R7, [R7, R1]
            BX R7

case_0 ADDS R2, R2, #17
      B end_sw_case
case_1 ADDS R2, R2, #13
case_3_5 ADDS R2, R2, #37
      B end_sw_case
case_default MOVS R2, #0
end_sw_case ...

jump_table DCD case_0
           DCD case_1
           DCD case_default
           DCD case_3_5
           DCD case_default
           DCD case_3_5
```

6 Subroutines

■ Subroutines

- Structured programming
 - Avoids duplicated code / clear interface
- Call and return on ARM:
 - BL <label> and BX LR / POP {PC}
- Nested subroutines → save LR on stack

■ Mark start and end of a procedure / function

- Used by debugger (tool)
 - Buttons "step over" and "step out"
- Structure code for reader

```
subrExample PROC
            PUSH    {..., LR}
            ...
            ...
            POP     {..., PC}
            ENDP
```

■ BL <label>

- Store current PC in LR
- Branch to <label>
 - PC = PC +/- offset
 - offset range -16'777'216 to 16'777'214

Subroutine call through a label

- unconditional
- relative
- direct

BL <label>

```
15 015 0
1 1 1 1 0 S imm10 1 1 J1 1 2 imm11 0


I1 = NOT(J1 EOR S); I2 = NOT (J2 EOR S)
<imm> = S:I1:I2:imm10:imm11:0
LR = PC (LSB set to '1')
PC = PC + <imm>
```

■ BLX (register)

- Store current PC in LR
- Address of subroutine in register
- Branch
 - PC = register
 - Branch address from 0 to 2^{32}

Subroutine call with address in register

- unconditional
- **absolute**
- **indirect**



7 Arrays

```
word_array    DCD    0xFFEEDDCC
               DCD    0xBBAA9988
               DCD    0x77665544
               DCD    0x33221100
```

```
halfword_array
               DCW    0x0011,0x2233
               DCW    0x4455,0x6677
               DCW    0x8899,0xAABB
```

```
data_array    AREA   progData2, DATA, READWRITE
               SPACE  256
```

8 Constants and Literals

```
MY_CONST8    EQU    0x12
              MOVS   R1,#MY_CONST8
```

1	CONST_A	EQU	0x000000AA	
2	CONST_B	EQU	0xBBCCDDEE	
3				
4	0000003C 4F03	LDR	R7,=0x12	load 0xFF001122 from address 0x00000048
5	0000003E 4F04	LDR	R7,=CONST_A	
6	00000040 4F04	LDR	R7,=CONST_B	
7	00000042 4D01	LDR	R5,mylita	
8	00000044 4D04	LDR	R5,mylita	
9	00000046 E02F	B	wherever	
10				
11	00000048 FF001122 mylita	DCD	0xFF001122	load address of mylita from address 0x00000058
12				
13	0000004C 00000012			CONST_A and CONST_B
14	00000050 000000AA			
15	00000054 BBCCDDEE			
16	00000058 00000000			space where the address of mylita will be stored after linking

Literal Pool

9 Conditional Jumps

Flag- Dependent

Symbol	Condition	Flag
EQ	Equal	Z == 1
NE	Not equal	Z == 0
CS	Carry set	C == 1
CC	Carry clear	C == 0
MI	Minus/negative	N == 1
PL	Plus/positive or zero	N == 0
VS	Overflow	V == 1
VC	No overflow	V == 0

Arithmetic - unsigned: higher and lower


Symbol	Condition	Flag
EQ	Equal	Z == 1
NE	Not equal	Z == 0
HS (=CS)	Unsigned higher or same	C == 1
LO (=CC)	Unsigned lower	C == 0
HI	Unsigned higher	C == 1 and Z == 0
LS	Unsigned lower or same	C == 0 or Z == 1

Arithmetic - signed: greater and less


Symbol	Condition	Flag
EQ	Equal	Z == 1
NE	Not equal	Z == 0
MI	Minus/negative	N == 1
PL	Plus/positive or zero	N == 0
VS	Overflow	V == 1
VC	No overflow	V == 0
GE	Signed greater than or equal	N == V
LT	Signed less than	N != V
GT	Signed greater than	Z == 0 and N == V
LE	Signed less than or equal	Z == 1 or N != V

ARM v6-M Instruction Set


MOV




ADD




Subtract




Multiply




Compare




Logical



Shift/Rotate



Load



Store

STR <Rt>, [<Rn>,<Rm>]

15 0
0101000 Rn Rt
Mem[@ (Rn+Rm)] = Rt

STR <Rt>, [<Rn>,<Rm>]

15 0
01100 Rm5 Rn Rt
<imm> = imm5:00
Mem[@ (Rn + <imm>)] = Rt

STRB <Rt>, [<Rn>,<Rm>]

15 0
0110 Rm5 Rn Rt
<imm> = imm5
Byte[@ (Rn+<imm>)] = Rt(7:0)

STRB <Rt>, [<Rn>,<Rm>]

15 0
0101001 Rm Rn Rt
Hw[@ (Rn+Rm)] = Rt(15:0)

STRB <Rt>, [<Rn>,<Rm>]

15 0
1000 Rm5 Rn Rt
<imm> = imm5:0
Hw[@ (Rn+<imm>)] = Rt(15:0)

Load/Store Multiple

LDM <Rn>!, <registers>
LDM <Rn>,<registers>

15 0
1100 Rn reg_list

Registers in reg_list are loaded from memory starting at address in Rn

STM <Rn>!, <registers>
STM <Rn>,<registers>

15 0
1100 Rn reg_list

Registers in reg_list are stored to memory starting at address in Rn

Push/Pop

PUSH {registers}

15 7 0
1011010M reg_list
reg_list: R7, R0

POP {registers}

15 7 0
1011110P reg_list
reg_list: R7, R0
P: PC

Branch

B <label>

15 0
11100 imm11
PC = PC + imm11:0

BLX <Rm>

15 0
01000111 Rm 000
IR = PC - 2 (LSB set to '1')
PC = Rm

BX <Rm>

15 0
01000111 Rm 000
PC = Rm

BL <label>

15 9 4 0
1110 imm10 1111 imm11
IL = NOT(41 BDR S); I2 = NOT (42 BDR S)
<imm> = 8:11:12:imm10:imm11:0
IR = PC (LSB set to '1')
PC = PC + <imm>

BCC <label>

15 0
1101 cond imm8
if (cond) then
PC = PC + imm8:0

cond short Flag			cond short Flag			cond short Flag		
0000	EQ	Z == 1	0110	VS	V == 1	1100	GT	Z == 0 and N == V
0001	NE	Z == 0	0111	VC	V == 0	1101	LE	Z == 1 or N != V
0010	CSHS	C == 1	1000	HI	C == 1 and Z == 0	1110	AL	always
0011	CSLO	C == 0	1001	LS	C == 0 or Z == 1	1111	--	--
0100	MI	N == 1	1010	GE	N == V			
0101	PL	N == 0	1011	LT	N != V			

Stack Operations

ADD <Rd>, SP, #<imm>

15 0
1010 Rd imm8
<imm> = imm8:00
Rd = SP + <imm>

ADD SP, SP, #<imm>

15 0
101100000 imm7
<imm> = imm7:00
SP = SP + <imm>

SUB SP, SP, #<imm>

15 0
101100001 imm7
<imm> = imm7:00
SP = SP - <imm>

LDR <Rt>, [SP, #<imm>]

15 0
1001 Rt imm8
<imm> = imm8:00
Rt = Mem[SP + <imm>]

STR <Rt>, [SP, #<imm>]

15 0
1001 Rt imm8
<imm> = imm8:00
Mem[SP + <imm>] = Rt

Extend

SXTB <Rd>, <Rm>

15 0
1011001001 Rm Rd
Rd[31:0] := SignExt(Rm[7:0])

SXTH <Rd>, <Rm>

15 0
101100100 Rm Rd
Rd[31:0] := SignExt(Rm[15:0])

UXTB <Rd>, <Rm>

15 0
1011001011 Rm Rd
Rd[31:0] := ZeroExt(Rm[7:0])

UXTH <Rd>, <Rm>

15 0
101100101 Rm Rd
Rd[31:0] := ZeroExt(Rm[15:0])

Pseudo Instructions

LDR <Rt>, <label> => LDR <Rt>, [PC, #<imm>]
LDR <Rt>, =<value> => LDR <Rt>, [PC, #<imm>]
..
Literal pool
DCD value

Weitere Befehle

REV	REV16	REVSH	SVC	CPSID	CPSIE	SETPEND	BKPT	NOP	SEV
WFE		WFI	YIELD						

Thumb® 16-bit Instruction Set
Quick Reference Card

This card lists all Thumb instructions available on Thumb-capable processors earlier than ARM®v6T2. In addition, it lists all Thumb-2 16-bit instructions. The instructions shown on this card are all 16-bit in Thumb-2, except where noted otherwise. All registers are Lo (R0-R7) except where specified. Hi registers are R8-R15.

Key to Tables						
\$	See Table ARM architecture versions .	<10reglist+LR>	A comma-separated list of Lo registers, plus the LR, enclosed in braces, { and }.			
<10reglist>	A comma-separated list of Lo registers, enclosed in braces, { and }.	<10reglist+PC>	A comma-separated list of Lo registers, plus the PC, enclosed in braces, { and }.			
Operation		\$	Assembler	Updates	Action	Notes
Move	Immediate		MOV _S Rd, #<imm>	N Z	Rd := imm	imm range 0-255.
	Lo to Lo		MOV _S Rd, Rm	N Z	Rd := Rm	Synonym of LSLS Rd, Rm, #0
	Hi to Lo, Lo to Hi, Hi to Hi		MOV Rd, Rm		Rd := Rm	Not Lo to Lo.
	Any to Any	6	MOV Rd, Rm		Rd := Rm	Any register to any register.
Add	Immediate 3		ADDS Rd, Rn, #<imm>	N Z C V	Rd := Rn + imm	imm range 0-7.
	All registers Lo		ADDS Rd, Rn, Rm	N Z C V	Rd := Rn + Rm	
	Hi to Lo, Lo to Hi, Hi to Hi		ADD Rd, Rd, Rm		Rd := Rd + Rm	Not Lo to Lo.
	Any to Any	T2	ADD Rd, Rd, Rm		Rd := Rd + Rm	Any register to any register.
	Immediate 8		ADDS Rd, Rd, #<imm>	N Z C V	Rd := Rd + imm	imm range 0-255.
	With carry		ADCS Rd, Rd, Rm	N Z C V	Rd := Rd + Rm + C-bit	
	Value to SP		ADD SP, SP, #<imm>		SP := SP + imm	imm range 0-508 (word-aligned).
	Form address from SP		ADD Rd, SP, #<imm>		Rd := SP + imm	imm range 0-1020 (word-aligned).
	Form address from PC		ADR Rd, <label>		Rd := label	label range PC to PC+1020 (word-aligned).
	Subtract	Lo and Lo		SUBS Rd, Rn, Rm	N Z C V	Rd := Rn - Rm
Immediate 3			SUBS Rd, Rn, #<imm>	N Z C V	Rd := Rn - imm	imm range 0-255.
Immediate 8			SUBS Rd, Rd, #<imm>	N Z C V	Rd := Rd - imm	
With carry			SBCS Rd, Rd, Rm	N Z C V	Rd := Rd - Rm - NOT C-bit	
	Value from SP		SUB SP, SP, #<imm>		SP := SP - imm	imm range 0-508 (word-aligned).
	Negate		RSBS Rd, Rn, #0	N Z C V	Rd := - Rn	Synonym: NEGS Rd, Rn
Multiply	Multiply		MULS Rd, Rm, Rd	N Z * *	Rd := Rm * Rd	* C and V flags unpredictable in §4T, unchanged in §5T and above
Compare			CMP Rn, Rm	N Z C V	update APSR flags on Rn - Rm	Can be Lo to Lo, Lo to Hi, Hi to Lo, or Hi to Hi.
	Negative		CMN Rn, Rm	N Z C V	update APSR flags on Rn + Rm	
	Immediate		CMP Rn, #<imm>	N Z C V	update APSR flags on Rn - imm	imm range 0-255.
Logical	AND		ANDS Rd, Rd, Rm	N Z	Rd := Rd AND Rm	
	Exclusive OR		EORS Rd, Rd, Rm	N Z	Rd := Rd EOR Rm	
	OR		ORRS Rd, Rd, Rm	N Z	Rd := Rd OR Rm	
	Bit clear		BICS Rd, Rd, Rm	N Z	Rd := Rd AND NOT Rm	
	Move NOT		MVNS Rd, Rm	N Z	Rd := NOT Rm	
	Test bits		TST Rn, Rm	N Z	update APSR flags on Rn AND Rm	
Shift/rotate	Logical shift left		LSLS Rd, Rm, #<shift>	N Z C*	Rd := Rm << shift	Allowed shifts 0-31. * C flag unaffected if shift is 0.
			LSLS Rd, Rd, Rs	N Z C*	Rd := Rd << Rs[7:0]	* C flag unaffected if Rs[7:0] is 0.
	Logical shift right		LSRS Rd, Rm, #<shift>	N Z C	Rd := Rm >> shift	Allowed shifts 1-32.
			LSRS Rd, Rd, Rs	N Z C*	Rd := Rd >> Rs[7:0]	* C flag unaffected if Rs[7:0] is 0.
	Arithmetic shift right		ASRS Rd, Rm, #<shift>	N Z C	Rd := Rm ASR shift	Allowed shifts 1-32.
			ASRS Rd, Rd, Rs	N Z C*	Rd := Rd ASR Rs[7:0]	* C flag unaffected if Rs[7:0] is 0.
	Rotate right		RORS Rd, Rd, Rs	N Z C*	Rd := Rd ROR Rs[7:0]	* C flag unaffected if Rs[7:0] is 0.

Thumb 16-bit Instruction Set

Quick Reference Card

Operation		\$	Assembler	Action	Notes
Load	with immediate offset, word		LDR Rd, [Rn, #<imm>]	Rd := [Rn + imm]	imm range 0-124, multiple of 4.
	halfword		LDRH Rd, [Rn, #<imm>]	Rd := ZeroExtend([Rn + imm][15:0])	Clears bits 31:16, imm range 0-62, even.
	byte		LDRB Rd, [Rn, #<imm>]	Rd := ZeroExtend([Rn + imm][7:0])	Clears bits 31:8, imm range 0-31.
	with register offset, word		LDR Rd, [Rn, Rm]	Rd := [Rn + Rm]	
	halfword		LDRH Rd, [Rn, Rm]	Rd := ZeroExtend([Rn + Rm][15:0])	Clears bits 31:16
	signed halfword		LDRSH Rd, [Rn, Rm]	Rd := SignExtend([Rn + Rm][15:0])	Sets bits 31:16 to bit 15
	byte		LDRB Rd, [Rn, Rm]	Rd := ZeroExtend([Rn + Rm][7:0])	Clears bits 31:8
	signed byte		LDRSB Rd, [Rn, Rm]	Rd := SignExtend([Rn + Rm][7:0])	Sets bits 31:8 to bit 7
	PC-relative		LDR Rd, <label>	Rd := [label]	label range PC to PC+1020 (word-aligned).
	SP-relative		LDR Rd, [SP, #<imm>]	Rd := [SP + imm]	imm range 0-1020, multiple of 4.
Store	Multiple, not including base		LDM Rn!, <loreglist>	Loads list of registers (not including Rn)	Always updates base register, Increment After.
	Multiple, including base		LDM Rn, <loreglist>	Loads list of registers (including Rn)	Never updates base register, Increment After.
	with immediate offset, word		STR Rd, [Rn, #<imm>]	[Rn + imm] := Rd	imm range 0-124, multiple of 4.
	halfword		STRH Rd, [Rn, #<imm>]	[Rn + imm][15:0] := Rd[15:0]	Ignores Rd[31:16], imm range 0-62, even.
	byte		STRB Rd, [Rn, #<imm>]	[Rn + imm][7:0] := Rd[7:0]	Ignores Rd[31:8], imm range 0-31.
	with register offset, word		STR Rd, [Rn, Rm]	[Rn + Rm] := Rd	
	halfword		STRH Rd, [Rn, Rm]	[Rn + Rm][15:0] := Rd[15:0]	Ignores Rd[31:16]
	byte		STRB Rd, [Rn, Rm]	[Rn + Rm][7:0] := Rd[7:0]	Ignores Rd[31:8]
	SP-relative, word		STR Rd, [SP, #<imm>]	[SP + imm] := Rd	imm range 0-1020, multiple of 4.
	Multiple		STM Rn!, <loreglist>	Stores list of registers	Always updates base register, Increment After.
Push	Push		PUSH <loreglist>	Push registers onto full descending stack	
	Push with link		PUSH <loreglist+LR>	Push LR and registers onto full descending stack	
Pop	Pop		POP <loreglist>	Pop registers from full descending stack	
	Pop and return	4T	POP <loreglist+PC>	Pop registers, branch to address loaded to PC	
	Pop and return with exchange	5T	POP <loreglist+PC>	Pop, branch, and change to ARM state if address[0] = 0	
If-Then	If-Then	T2	IT {pattern} {cond}	Makes up to four following instructions conditional, according to pattern. pattern is a string of up to three letters. Each letter can be T (Then) or E (Else).	The first instruction after IT has condition cond. The following instructions have condition cond if the corresponding letter is T, or the inverse of cond if the corresponding letter is E.
					See Table Condition Field .
Branch	Conditional branch		B{cond} <label>	If {cond} then PC := label	label must be within - 252 to + 258 bytes of current instruction.
	Compare, branch if (non) zero	T2	CB{N} Z Rn, <label>	If Rn (== !=) 0 then PC := label	See Table Condition Field .
	Unconditional branch		B <label>	PC := label	label must be within +4 to +130 bytes of current instruction.
	Long branch with link		BL <label>	LR := address of next instruction, PC := label	label must be within ±2KB of current instruction.
	Branch and exchange		BX Rm	PC := Rm AND 0xFFFFFFFF	This is a 32-bit instruction.
	Branch with link and exchange	5T	BLX <label>	LR := address of next instruction, PC := label	label must be within ±4MB of current instruction (T2: ±16MB).
	Branch with link and exchange	5T	BLX Rm	LR := address of next instruction, PC := Rm AND 0xFFFFFFFF	This is a 32-bit instruction.
Extend	Signed, halfword to word	6	SXTB Rd, Rm	Rd[31:0] := SignExtend(Rm[15:0])	Change to ARM state if Rm[0] = 0.
	Signed, byte to word	6	SXTB Rd, Rm	Rd[31:0] := SignExtend(Rm[7:0])	label must be within ±4MB of current instruction (T2: ±16MB).
	Unsigned, halfword to word	6	UXTB Rd, Rm	Rd[31:0] := ZeroExtend(Rm[15:0])	Change to ARM state if Rm[0] = 0.
	Unsigned, byte to word	6	UXTB Rd, Rm	Rd[31:0] := ZeroExtend(Rm[7:0])	
Reverse	Bytes in word	6	REV Rd, Rm	Rd[31:24] := Rm[7:0], Rd[23:16] := Rm[15:8], Rd[15:8] := Rm[23:16], Rd[7:0] := Rm[31:24]	
	Bytes in both halfwords	6	REV16 Rd, Rm	Rd[15:8] := Rm[7:0], Rd[7:0] := Rm[15:8], Rd[31:24] := Rm[23:16], Rd[23:16] := Rm[31:24]	
	Bytes in low halfword, sign extend	6	REVSH Rd, Rm	Rd[15:8] := Rm[7:0], Rd[7:0] := Rm[15:8], Rd[31:16] := Rm[7] * &FFFF	

Thumb 16-bit Instruction Set

Quick Reference Card

Operation	\$	Assembler	Action	Notes
Processor state change	Supervisor Call Change processor state	SVC <immed_8> CPSID <i flags> 6 CPSIE <i flags> 6	Supervisor Call processor exception Disable specified interrupts Enable specified interrupts	8-bit immediate value encoded in instruction. Formerly SWI.
	Set endianness Breakpoint	6 SETEND <endianness> 5T BKPT <immed_8>	Sets endianness for loads and saves. Prefetch abort <i>or</i> enter debug state	<endianness> can be BE (Big Endian) or LE (Little Endian). 8-bit immediate value encoded in instruction.
No Op	No operation	NOP	None, might not even consume any time.	Real NOP available in ARM v6K and above.
Hint	Set event Wait for event Wait for interrupt Yield	T2 SEV T2 WFE T2 WFI T2 YIELD	Signal event in multiprocessor system. Wait for event, IRQ, FIQ, Imprecise abort, or Debug entry request. Wait for IRQ, FIQ, Imprecise abort, or Debug entry request. Yield control to alternative thread.	Executes as NOP in Thumb-2. Functionally available in ARM v7. Executes as NOP in Thumb-2. Functionally available in ARM v7. Executes as NOP in Thumb-2. Functionally available in ARM v7. Executes as NOP in Thumb-2. Functionally available in ARM v7.

Condition Field	
Mnemonic	Description
EQ	Equal
NE	Not equal
CS / HS	Carry Set / Unsigned higher or same
CC / LO	Carry Clear / Unsigned lower
MI	Negative
PL	Positive or zero
VS	Overflow
VC	No overflow
HI	Unsigned higher
LS	Unsigned lower or same
GE	Signed greater than or equal
LT	Signed less than
GT	Signed greater than
LE	Signed less than or equal
AL	Always. Do not use in B {cond}

In Thumb code for processors earlier than ARMv6T2, cond must not appear anywhere except in Conditional Branch (B {cond}) instructions.

In Thumb-2 code, cond can appear in any of these instructions (except CBZ, CBNZ, CPSID, CPSIE, IT, and SETEND).
The condition is encoded in a preceding IT instruction (except in the case of B {cond} instructions).
If IT instructions are explicitly provided in the Assembly language source file, the conditions in the instructions must match the corresponding IT instructions.

ARM architecture versions	
4T	All Thumb versions of ARM v4 and above.
5T	All Thumb versions of ARM v5 and above.
6	All Thumb versions of ARM v6 and above.
T2	All Thumb-2 versions of ARM v6 and above.

Proprietary Notice

Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM Limited in the EU and other countries, except as otherwise stated below in this proprietary notice. Other brands and names mentioned herein may be the trademarks of their respective owners.

Neither the whole nor any part of the information contained in, or the product described in, this document may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.

The product described in this document is subject to continuous developments and improvements. All particulars of the product and its use contained in this document are given by ARM in good faith. However, all warranties implied or expressed, including but not limited to implied warranties of merchantability, or fitness for purpose, are excluded.

This reference card is intended only to assist the reader in the use of the product. ARM Ltd shall not be liable for any loss or damage arising from the use of any information in this reference card, or any error or omission in such information, or any incorrect use of the product.

Document Number

ARM QRC 0006E

Change Log

Issue	Date	Change
A	Nov 2004	First Release
B	May 2005	RVCT 2.2 SP1
C	March 2006	RVCT 3.0
D	March 2007	RVCT 3.1
E	Sept 2008	RVCT 4.0

**Zentrum für Internationale
Studien zur Arbeitsmarktsituation**
Dr. Angelika von Witzmann

ZN
School of
Engineering
INES Institute of

Version 1.3, 2019-08-20, Andreas Gieriet

0000	- 0x0xxx Instructions	MOVb	Rddd,	Rmmn	#0b11111111	/	Rddd = Rmmn	ISIs	Rddd,	Rmmn	#0b11111111	/	Rddd = Rmmn	ISIs	Rddd,	Rmmn	#0
0000	0000 0111 imm mddd	ISIs	Rddd,	Rmmn	#0b11111111	/	Rddd = Rmmn	ISIs	Rddd,	Rmmn	#0b11111111	/	Rddd = Rmmn	ISIs	Rddd,	Rmmn	#0
0000	0000 0111 imm mddd	LSRs	Rddd,	Rmmn	#0b11111111	/	Rddd = Rmmn	LSRs	Rddd,	Rmmn	#0b11111111	/	Rddd = Rmmn	LSRs	Rddd,	Rmmn	#0
0001	- 0x1xxx Instructions	ASRS	Rddd,	Rmmn	#0b11111111	/	Rddd = Rmmn	ASRS	Rddd,	Rmmn	#0b11111111	/	Rddd = Rmmn	ASRS	Rddd,	Rmmn	#0b11111111
0001	0001 0111 imm mddd	ASRS	Rddd,	Rmmn	#0b11111111	/	Rddd = Rmmn	ASRS	Rddd,	Rmmn	#0b11111111	/	Rddd = Rmmn	ASRS	Rddd,	Rmmn	#0b11111111
0001	0001 100m mmmn rddd	ASRS	Rddd,	Rmmn	#0b11111111	/	Rddd = Rmmn	ASRS	Rddd,	Rmmn	#0b11111111	/	Rddd = Rmmn	ASRS	Rddd,	Rmmn	#0b11111111
0001	0001 101m mmmn rddd	ASRS	Rddd,	Rmmn	#0b11111111	/	Rddd = Rmmn	ASRS	Rddd,	Rmmn	#0b11111111	/	Rddd = Rmmn	ASRS	Rddd,	Rmmn	#0b11111111
0001	0001 1101 imm rddd	ASRS	Rddd,	Rmmn	#0b11111111	/	Rddd = Rmmn	ASRS	Rddd,	Rmmn	#0b11111111	/	Rddd = Rmmn	ASRS	Rddd,	Rmmn	#0b11111111
0001	0001 1111 imm rddd	ASRS	Rddd,	Rmmn	#0b11111111	/	Rddd = Rmmn	ASRS	Rddd,	Rmmn	#0b11111111	/	Rddd = Rmmn	ASRS	Rddd,	Rmmn	#0b11111111
0010	- 0x2xxx Instructions	MOVb	Rddd,	#0b11111111	/	Rddd =	#0b01111111	MOVb	Rddd,	#0b11111111	/	Rddd =	#0b01111111	MOVb	Rddd,	#0b11111111	CMP
0010	000d 0111 1111 1111	MOVb	Rddd,	#0b11111111	/	Rddd =	#0b01111111	MOVb	Rddd,	#0b11111111	/	Rddd =	#0b01111111	MOVb	Rddd,	#0b11111111	CMP
0011	- 0x3xxx Instructions	ADDS	Rddd,	#0b11111111	/	Rddd =	Rddd	ADDS	Rddd,	#0b11111111	/	Rddd =	Rddd	ADDS	Rddd,	#0b11111111	ADDS
0011	1ddd 1111 1111 1111	ADDS	Rddd,	#0b11111111	/	Rddd =	Rddd	ADDS	Rddd,	#0b11111111	/	Rddd =	Rddd	ADDS	Rddd,	#0b11111111	ADDS
0100	- 0x4xxx Instructions	ANDS	Rddd,	Rmmn	/	Rddd =	Rddd	ANDS	Rddd,	Rmmn	/	Rddd =	Rddd	ANDS	Rddd,	Rmmn	/
0100	0000 010m mddd	ANDS	Rddd,	Rmmn	/	Rddd =	Rddd	ANDS	Rddd,	Rmmn	/	Rddd =	Rddd	ANDS	Rddd,	Rmmn	/
0100	0000 010m mddd	LSIs	Rddd,	Rmmn	/	Rddd =	Rddd	LSIs	Rddd,	Rmmn	/	Rddd =	Rddd	LSIs	Rddd,	Rmmn	/
0100	0000 010m mddd	LSRs	Rddd,	Rmmn	/	Rddd =	Rddd	LSRs	Rddd,	Rmmn	/	Rddd =	Rddd	LSRs	Rddd,	Rmmn	/
0100	0000 010m mddd	ASRS	Rddd,	Rmmn	/	Rddd =	Rddd	ASRS	Rddd,	Rmmn	/	Rddd =	Rddd	ASRS	Rddd,	Rmmn	/
0100	0001 010m mddd	ASRS	Rddd,	Rmmn	/	Rddd =	Rddd	ASRS	Rddd,	Rmmn	/	Rddd =	Rddd	ASRS	Rddd,	Rmmn	/
0100	0001 010m mddd	SRCS	Rddd,	Rmmn	/	Rddd =	Rddd	SRCS	Rddd,	Rmmn	/	Rddd =	Rddd	SRCS	Rddd,	Rmmn	/
0100	0001 110m mddd	SRCS	Rddd,	Rmmn	/	Rddd =	Rddd	SRCS	Rddd,	Rmmn	/	Rddd =	Rddd	SRCS	Rddd,	Rmmn	/
0100	0010 010m mddd	TSr	Rddd,	Rmmn	/	Rddd =	Rddd	TSr	Rddd,	Rmmn	/	Rddd =	Rddd	TSr	Rddd,	Rmmn	/
0100	0010 010m mddd	RBSb	Rddd,	Rmmn	/	Rddd =	Rddd	RBSb	Rddd,	Rmmn	/	Rddd =	Rddd	RBSb	Rddd,	Rmmn	/
0100	0010 010m mddd	CMP	Rddd,	Rmmn	/	Rddd =	Rddd	CMP	Rddd,	Rmmn	/	Rddd =	Rddd	CMP	Rddd,	Rmmn	/
0100	0010 010m mddd	CMS	Rddd,	Rmmn	/	Rddd =	Rddd	CMS	Rddd,	Rmmn	/	Rddd =	Rddd	CMS	Rddd,	Rmmn	/
0100	0011 010m mddd	ORRS	Rddd,	Rmmn	/	Rddd =	Rddd	ORRS	Rddd,	Rmmn	/	Rddd =	Rddd	ORRS	Rddd,	Rmmn	/
0100	0011 010m mddd	MIRS	Rddd,	Rmmn	/	Rddd =	Rddd	MIRS	Rddd,	Rmmn	/	Rddd =	Rddd	MIRS	Rddd,	Rmmn	/
0100	0011 110m mddd	BIOS	Rddd,	Rmmn	/	Rddd =	Rddd	BIOS	Rddd,	Rmmn	/	Rddd =	Rddd	BIOS	Rddd,	Rmmn	/
0100	0011 110m mddd	MOVb	Rddd,	Rmmn	/	Rddd =	Rddd	MOVb	Rddd,	Rmmn	/	Rddd =	Rddd	MOVb	Rddd,	Rmmn	/
0100	0101 010m mmmn	CMP	Rmmn,	Rmmn	/	Flags = Rmmn	- Rmmn	CMP	Rmmn,	Rmmn	/	Flags = Rmmn	- Rmmn	CMP	Rmmn,	Rmmn	/
0100	0101 010m mmmn	MOV	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	MOV	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	MOV	Rddd,	Rmmn	/
0100	0111 010m m... BX	Rmmn	Rmmn	Rmmn	/	PC=Rmmn (unmm=0b1111: unpredictable)											
0100	0111 110m m... BLX	Rmmn	Rmmn	Rmmn	/	IR = IPC+2,PC=Rmmn (unmm=0b1111: unpredictable)											
0100	1ttt 1111 1111 1111	Rmmn	Rmmn	Rmmn	/	Rttc = [(IPC+4)&-0b011]&0b11111111001 -> +1020 max											
0100	1ttt 1111 1111 1111	LDR	Rmmn	Rmmn	/	-> the assembler calculates the above from the label											
0100	1ttt 1111 1111 1111	LDR	Rmmn	Rmmn	/	-> pseudo instruction: the assembler stores the label in lttpool, access PC relative with LDR Rttc,lttpool											
0101	- 0x5xxx Instructions	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/
0101	000m mmmn rttc	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/
0101	001m mmmn rttc	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/
0101	010m mmmn rttc	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/
0101	011m mmmn rttc	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/
0101	100m mmmn rttc	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/
0101	101m mmmn rttc	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/
0101	101m mmmn rttc	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/
0101	101m mmmn rttc	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/
0101	101m mmmn rttc	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/
0101	101m mmmn rttc	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/
0101	101m mmmn rttc	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/
0101	101m mmmn rttc	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/
0101	101m mmmn rttc	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/
0101	101m mmmn rttc	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/
0101	101m mmmn rttc	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/
0101	101m mmmn rttc	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/
0101	101m mmmn rttc	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/
0101	101m mmmn rttc	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/
0101	101m mmmn rttc	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/
0101	101m mmmn rttc	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/
0101	101m mmmn rttc	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/
0101	101m mmmn rttc	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/
0101	101m mmmn rttc	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/
0101	101m mmmn rttc	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/
0101	101m mmmn rttc	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/
0101	101m mmmn rttc	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/
0101	101m mmmn rttc	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/
0101	101m mmmn rttc	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/
0101	101m mmmn rttc	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/
0101	101m mmmn rttc	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/
0101	101m mmmn rttc	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/
0101	101m mmmn rttc	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/
0101	101m mmmn rttc	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/
0101	101m mmmn rttc	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/
0101	101m mmmn rttc	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/
0101	101m mmmn rttc	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/
0101	101m mmmn rttc	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/
0101	101m mmmn rttc	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/
0101	101m mmmn rttc	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/
0101	101m mmmn rttc	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/
0101	101m mmmn rttc	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/
0101	101m mmmn rttc	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/
0101	101m mmmn rttc	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/
0101	101m mmmn rttc	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/
0101	101m mmmn rttc	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/
0101	101m mmmn rttc	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/
0101	101m mmmn rttc	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/
0101	101m mmmn rttc	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/
0101	101m mmmn rttc	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/
0101	101m mmmn rttc	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/
0101	101m mmmn rttc	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/	Flags = Rmmn	- Rmmn	ASRS	Rddd,	Rmmn	/
0101	101m mmmn rttc	ASRS	Rddd,														